1. Abrial, J-R. The B-Book: Assigning Programs to Meaning, Cambridge University Press, 1997.
2. Ashenden, P. T. “The Designer’s Guide to VHDL”, Morgan Kaufmann, 1996.
3. Breuer P. T., Kloos C. D., Lopez A M, Madrid N M (1997) (University Politecnica de Madrid) “A Refinement Calculus for the Synthesis of Verified Hardware Descriptions in VHDL”, A CM Transactions on Programming Languages and Systems, Vol. 19, No. 4, Pages 586–616, July 1997.
4. Draper Jonathan. “Applying the B-Method to Avionics Software: An Initial Report on the MIST Project”, GEC-Marconi Avionics, Airport Works Rochester, ME1 2XX, UK (Jonathan.Draper@gecm.com), 1997.
5. Ifill W. “MSc Thesis: Formal Development of An Example Processor (AEP) in AMN, C and VHDL”, Computer Science Department, Royal Holloway, University of London, Egham, Surrey TW20 OEX, 1999.