1. A. Agarwal, R. Simoni, J. Hennessy, and M. Horowitz. An Evalua-tion of Directory Schemes for Cache Coherence. In The 15th Annual International Symposium on Computer Architecture Conference Proceedings, pages 280–289. IEEE, Hoholulu, Hawaii, May, 1988.
2. Gilles Brassard and Paul Bratley. Algorithmics: theory and practice. Prentice-Hall, Englewood Cliffs, NJ, 1988.
3. D. W. Clark, B. W. Lampson, and K. A. Pier. The memory system of a high performance personal computer. IEEE Transactions on Computers TC-30(10):715–733, October, 1981.
4. James R. Goodman. Using Cache Memory to Reduce Processor- Memory Traffic. In The 10th Annual International Symposium on Computer Architecture Conference Proceedings, pages 124–131. IEEE, Hoholulu, Hawaii, June, 1983.
5. Mark D. Hill. Dinero HI Cache Simulator: Version 3.1 Computer Science Dept, Univ. of Wisconsin, Madison, WI, 1985.