Author:
Iman Sasan,Pedram Massoud
Reference9 articles.
1. S. C. Chang, K. T. Cheng, N. S. Woo and M. Marek-Sadowska, “Layout driven logic synthesis for FPGAs.” In proceedings of the ACM/IEEE Design Automation Conference, pages 308–313, 1994.
2. K.T. Cheng and L. A. Entrena, “Multi-level logic optimization by redundancy addition and removal.” In European Conference on Design Automation, pages 373-377, 1993.
3. L. A. Entrena and K.T. Cheng. “Sequential Logic Optimization by redundancy addition and removal.” In proceedings of the IEEE International Conference on Computer-Aided Design, pages 310–315, NOV 1993.
4. T. Kirkland, M.R. Mercer. “A topological search algorithm for ATPG.” In proceedings of the ACM/IEEE Design Automation Conference, pages 502–508, June 1987.
5. W. Kunz and D. K. Pradhan. “Recursive learning: An attractive alternative to the decision tree for test generation digital circuits.” In proceedings of the International Test Conference, pp 816–825, October 1992.