1. R.G. Bennetts, ‘Design of Testable Logic Circuits’, Addison-Wesley, 1984
2. G. Russel, I.L. Sayers, ‘Advanced Simulation and Test Methodologies for VLSI design’, Van Nostrand Reinhold Int., 1989
3. R. Rasjsuman, ‘Iddq Testing for CMOS VLSI’, Artech House Publishers, Boston 1995
4. IEEE computer Society, ‘IEEE Standard Test Access Port and Boundary-Scan Architecture — IEEE Std. 1149.1–1990’, IEEE, New York, 1990
5. Harry Bleeker et al., ‘Boundary-Scan Test — A Practical Approach’, Kluwer Academic Publishers, Dordrecht, The Netherlands, 1993