Author:
Leblebici Yusuf,Kang Sung-Mo
Reference31 articles.
1. C.T. Sah, “VLSI device reliability modeling,” in Proceedings of 1987 Int. Symp. on VLSI Technology, Systems and Applications, pp. 153–162, May 13–15,1987.
2. C. Hu, S. Tam, F.C. Hsu, P.K. Ko, T.Y. Chan and K. W. Terrill, “Hotelectron-induced MOSFET degradation - model, monitor and improvement,” IEEE Trans. Electron Devices, vol. ED-32, pp. 375–384, February 1985.
3. P. Heremans, R. Bellens, G. Groeseneken and H.E. Maes, “Consistent model for the hot-carrier degradation in n-channel and p-channel MOSFET’s,” IEEE Trans. Electron Devices,vol. ED-35, pp. 2194–2209, December 1988.
4. B. Doyle, M. Bourcerie, J.C. Marchetaux and A. Boudou, “Interface state creation and charge trapping in the medium-to-high gate voltage range (Vd/2 > Vg > Vd) during hot-carrier stressing of n-MOS transistors,” IEEE
Trans. Electron Devices, vol. 37, pp. 744–754, March 1990.
5. M.G. Ancona, N.S. Saks and D. McCarthy, “Lateral distribution of hotcarrier-induced interface traps in MOSFET’s,” IEEE Trans. Electron Devices,vol. ED-35, pp. 2221–2228, December 1988.