1. H. Veendrick, Deep Submicron CMOS ICs - From Basics to ASICs. Deventer, Netherlands: Kluwer, 1998.
2. Tiri, Kris, and Ingrid Verbauwhede. “A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation.” Proceedings of the conference on Design, automation and test in Europe-Volume 1. IEEE Computer Society, 2004.
3. Rabaey, Jan M., and Massoud Pedram. Low Power Design Methodology. Vol. 1. Kluwer academic publishers, 1996.
4. P. Ghosh, R. Mangaser, K. Rose, “Interconnect-dominated VLSI design”, Proceedings of the Conference on Advanced Research, March 1999, pp. 114–122.
5. Semiconductor Industry Association, The National Technology Roadmap for Semiconductors - 1997 Edition.