Author:
Shen Ruijing,Tan Sheldon X.-D.,Yu Hao
Reference17 articles.
1. A. Abdollahi, F. Fallah, and M. Pedram, “Runtime mechanisms for leakage current reduction in CMOS VLSI circuits,” in Proc. Int. Symp. on Low Power Electronics and Design (ISLPED), Aug 2002, pp. 213–218.
2. H. Chang and S. S. Sapatnekar, “Full-chip analysis of leakage power under process variations, including spatial correlations,” in Proc. IEEE/ACM Design Automation Conference (DAC), 2005, pp. 523–528.
3. R. Chen, L. Zhang, V. Zolotov, C. Visweswariah, and J. Xiong, “Static timing: back to our roots,” in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), Jan 2008, pp. 310–315.
4. R. Fernandes and R. Vemuri, “Accurate estimation of vector dependent leakage power in presence of process variations,” in Proc. IEEE Int. Conf. on Computer Design (ICCD), Oct 2009, pp. 451–458.
5. R. G. Ghanem and P. D. Spanos, Stochastic Finite Elements: A Spectral Approach. Dover Publications, 2003.