Author:
Ulrich Ernst G.,Agrawal Vishwani D.,Arabian Jack H.
Reference41 articles.
1. V.D. Agrawal, A. K. Bose, P. Kozak, H. N. Nham, and E. Paces-Skewes, “ Mixed-mode Simulation in the MOTIS System,” Jour. Digital Systems, Vol. V, p. 383–400, Winter 1981.
2. V.D. Agrawal, “Synchronous Path Analysis in MOS Circuit Simulator,” Proc. Design Automation Conf., pp. 629–635, 1982.
3. D.B. Armstrong, “A Deductive Method for Simulating Faults in Logic Circuits,” IEEE Trans. Computers, Vol. C-21, pp. 464–471, May 1972.
4. A. W. Ausdale, “Use of the Boeing Computer Simulator for Logic Design Confirmation and Failure Diagnostic Programs,” Proc. International Aerospace Conf., 1971.
5. L. C. Bening, “Developments In Computer Simulation of Gate Level Physical Logic,” Proc. Design Automation Conf., pp. 561–567, 1979.