Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Information Systems,Signal Processing
Reference12 articles.
1. R.F. Lyon, “Two's complement pipeline multiplier”,IEEE Trans. Communications. vol. COM-24, 1976, pp. 418–425.
2. P. Denyer and D. Renshaw,VLSI Signal Processing: A Bit Serial Approach, Reading, MA: Addison-Wesley, 1985.
3. S.G. Smith, “Serial-data Computation in VLSI,” Ph. D. Thesis, University of Edinburgh, 1987.
4. N.R. Powell and J.M. Irwin, “Signal processing with bit-serial word-parallel architectures”,SPIE, vol. 154, 1978, pp. 98–104.
5. J.V. McCanny, J.G. McWhirter, and K. Wood, “Optimized it level systolic array for convolution”,IEE Proc. F. Commun., Radar & Signal Process., vol. 131, no. 6, 1984, pp. 632–637.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A "double-face" bit-serial architecture for the 1D discrete wavelet transform;IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing;2000
2. A two-level interleaving architecture for serial convolvers;IEEE Transactions on Signal Processing;1999-05
3. VLSI architectures for vector quantization;Journal of VLSI signal processing systems for signal, image and video technology;1995-06