Optimised bit level systolic array for convolution

Author:

McCanny J.V.,McWhirter J.G.,Wood K.

Publisher

Institution of Engineering and Technology (IET)

Subject

General Engineering,General Medicine,Signal Processing

Reference11 articles.

1. Kung, H.T.: ‘The structure of parallel algorithms’, Yovitis, M.C., Advances in computers, (Academic Press, NY 1980),19,

2. Kung, H.T., and Leiserson, C.R.: ‘Algorithms for VLSI processor arrays’, Mead, C., Conway, L., Introduction to VLSI systems, (Addison-Wesley 1980),Section 8.3

3. Novel Multibit Convolver/Correlator Chip Design Based On Systolic Array Principles

Cited by 25 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. A versatile software systolic execution model for GPU memory-bound kernels;Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis;2019-11-17

2. From Bit Level Systolic Arrays to HDTV Processor Chips;Journal of Signal Processing Systems;2007-10-04

3. From Bit Level Systolic Arrays to HDTV Processor Chips;IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06);2006-09

4. Array Processing Using Alternate Arithmetic - A 20 Year Legacy;IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06);2006

5. A "double-face" bit-serial architecture for the 1D discrete wavelet transform;IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing;2000

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3