Behavioral modeling phase-locked loops for mixed-mode simulation-Reference-Cited by-同舟云学术

Behavioral modeling phase-locked loops for mixed-mode simulation

Published:1996 Issue:1-2 Volume:10 Page:45-65
ISSN:0925-1030
Container-title:Analog Integrated Circuits and Signal Processing
language:en
Short-container-title:Analog Integr Circ Sig Process

Author:

Antao Brian A. A.,El-Turky Fatehy M.,Leonowich Robert H.

Publisher

Springer Science and Business Media LLC

Subject

Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing

Link

http://link.springer.com/content/pdf/10.1007/BF00713978.pdf

Reference39 articles.

1. E. L., Acuna, J. P., Dervenis, A. J., Pagones, F. L., Yang and R. A., Saleh, ?Simulation techniques for mixed analog/digital circuits?.IEEE Journal of Solid-State Circuits 25(2) pp. 353?362, April 1990.

2. ATTSIM Team, ?The ABCDL: a robust environment for analog circuit behavioral modeling?. AT&T Bell Laboratories internal technical memorandum, March 1991.

3. B. A. A. Antao and F. M. El-Turky, ?Automatic analog model generation for behavioral simulation?.IEEE Custom Integrated Circuits Conference May, 1992.

4. R. E., Best,Phase-Locked Loops: Theory, Design and Applications. McGraw-Hill Book Co.: NY, 1984.

5. G. R., Boyle, B. M., Cohn, D. O., Pederson, and J. E., Solomon, ?Macromodeling of integrated circuit operational amplifiers?.IEEE Journal of Solid-State Circuits SC-9(6) pp. 353?364, December 1974.

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Analyzing the Impact of Loop Parameter Variations on the Transient Response of Second Order Voltage-Switched CP-PLL;Engineering, Technology & Applied Science Research;2021-02-06

2. Event Driven Modeling and Characterization of the Second Order Voltage Switched Charge Pump PLL;IEEE Transactions on Circuits and Systems I: Regular Papers;2016-03

3. PLL low pass filter design considering unified specification constraints;Analog Integrated Circuits and Signal Processing;2014-04-27

4. An Efficient Approach to Build Accurate Behavioral Models of PLL Designs;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2006-02-01

5. A current-mode 1kHz/10kHz low-voltage integrated analogue PLL for lock-in portable applications;International Journal of Circuit Theory and Applications;2003