Author:
Ma Junjun,Qiao Fei,Yang Huazhong,Wang Hui
Reference15 articles.
1. Kawaguchi, H., Sakurai, T.: A reduced clock-swing flip-flop (RCSFF) for 63% power reduction. IEEE J. Solid-State Circuits 33, 807–811 (1998)
2. Unger, S.H., et al.: Clocking schemes for high-speed digital systems. IEEE Trans. Comput. C-35, 880–895 (1986)
3. Stojanovic, V., et al.: Comparative analysis of master–slave latches and flip–flops for high-performance and low-power systems. IEEE J. Solid State Circuits 34, 536–548 (1999)
4. Gerosa, G., Gary, S., Dietz, C., Dac, P., Hoover, K., Alvarez, J., Sanchez, H., Ippolito, P., Tai, N., Litch, S., Eno, J., Golab, J., Vanderschaaf, N., Kahle, J.: A 2.2 W, 80 MHz superscalar RISC microprocessor. IEEE J. Solid-State Circuits 29, 1440–1452 (1994)
5. Ko, U., Hill, A., Balsara, P.T.: Design techniques for high performance, energy-efficient control logic. In: ISLPED Dig. Tech. Papers (Aug. 1996)