1. Hashimoto K, Uesawa F, Takahata K, Kikuchi K, Kanai H, Shimizu H, Shiobara E, Takeuchi K, Endo A, Harakawa H, Miniotogi S (2003) ArF lithography technologies for 65 nm-node CMOS (CMOSS) with 30 nm logic gate and high density embedded memories. In: Symposium on VLSI Technology Digest, pp 45–46
2. Lin BJ (1987) The future of subhalf-micrometer optical lithography. Microcircuit Eng 6(1):31–51
3. Narasimha S, Onishi K, Nayfeh HM, Waite A, Weybright M, Johnson J, Fonseca C, Corliss D, Robinson C, Crouse M, Yang D, Wu C-HJ, Gabor A, Adam T, Ahsan I, Belyansky M, Black L, Butt S, Cheng J, Chou A, Costrini G, Dimitrakopoulos C, Domenicucci A, Fisher P, Frye A, Gates S, Greco S, Grunow S, Hargrove M, Holt J, Jeng S-J, Kelling M, Kim B, Landers W, Larosa G, Lea D, Lee MH, Liu X, Lustig N, McKnight A, Nicholson L, Nielsen D, Nummy K, Ontalus V, Ouyang C, Ouyang X, Prindle C, Pal R, Rausch W, Restaino D, Sheraw C, Sim J, Simon A, Standaert T, Sung CY, Tabakman K, Tian C, Van Den Nieuwenhuizen R, Van Meer H, Vayshenker A, Wehella-Gamage D, Werking J, Wong RC, Yu J, Wu S, Augur R, Brown D, Chen X, Edelstein D, Grill A, Khare M, Li Y, Luning S, Norum J, Sankaran S, Schepis D, Wachnik R, Wise R, Wann C, Ivers T, Agnello P (2006) High performance 45-nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithography. In: Proceedings of IEEE IEDM, pp 1–4
4. Chen H-Y, Chang C-Y, Huang C-C, Chung T-X, Liu S-D, Hwang J-R, Liu Y-H, Chou Y-J, Wu H-J, Shu K-C, Huang C-K, You J-W, Shin J-J, Chen C-K, Lin C-H, Hsu J-W, Perng B-C, Tsai P-Y, Chen C-C, Shieh J-H, Tao H-J, Chen S-C, Gau T-S, Yang F-L (2005) Novel 20 nm hybrid SOI/Bulk CMOS technology with 0.183 μm2 6T-SRAM cell by immersion lithography. In Symposium on VLSI Technology Digest, pp 16–17
5. Chandhok M, Datta S, Lionberger D, Vesecky S (2007) Impact of line width roughness on Intel’s 65 nm process devices. In: Proceedings of SPIE, p 65191A