1. De V, Borkar S (1999) Technology and design challenges for low power and high performance. In: Proceedings of the 1999 international symposium on low power electronics and design, pp 163–168
2. Hicks J, Bergstrom D, Hattendorf M, Jopling J, Maiz J, Pae S, Prasad C, Wiedemer J (2008) 45 nm transistor reliability. Intel Technol J 12(2):131–144
3. Pidin S, Morisaki Y, Sugita Y, Aiyama T, Irino K, Nakamura T, Sugii T (2002) Low standby power CMOS with HfO2 gate oxide for 100-nm generation. In: Symposium on VLSI technology of digest, pp 28–29
4. Morisaki Y, Aoyama T, Sugita Y, Irino K, Sugii T, Nakamura T (2002) Ultra-thin (T
eff
inv
= 1.7 nm) poly-Si-gated SiN/HfO2/SiON high-k stack dielectrics with high thermal stability (1050 °C). In: Proceedings of IEEE IEDM, pp 861–864
5. Kang L, Onishi K, Jeon Y, Lee BH, Kang C, Qi W-J, Nieh R, Gopalan S, Choi R, Lee JC (2000) MOSFET devices with polysilicon on single-layer HfO2 high-k dielectrics. In: IEDM technical digest, pp 35–38