Author:
Franco Jacopo,Kaczer Ben,Groeseneken Guido
Reference34 articles.
1. L.-Å. Ragnarsson et al., Ultra low-EOT (5Å) gate-first and gate-last high performance CMOS achieved by gate-electrode optimization, in IEEE Proceedings IEDM (2009), pp. 663–666
2. S. Markov et al., Si-SiO2 interface band-gap transition–effects on MOS inversion layer. Phys. Stat. Sol. 205(6), 1290–1295 (2008)
3. M. Cho et al., Insight into N/PBTI mechanisms in sub-1 nm EOT devices. IEEE Trans. Electron Dev. 59(8), 2042–2048 (2012)
4. International technology roadmap for semiconductors,
http://public.itrs.net
5. T. Chiarella et al., Benchmarking SOI and bulk FinFET alternatives for PLANAR CMOS scaling succession. Solid-State El. 54(9), 855–860 (2010)