1. W. Fichtner, L. W. Nagel, K. R. Penumalli, W. P. Petersen, and J. L. D’Arcy, Proc. IEEE, 72, 96 (1984).
2. P. H. Langer and J. I. Goldstein, J. Electrochem. Soc, 121, 563 (1974).
3. Stanford Electron. Lab. Tech. Rep. No. 5019;DA Antoniadis,1978
4. D. A. Antoniadis and R. W. Dutton, Process and Device Modelling for Integrated Circuit Design, F. van de Wiele, W. L. Engl, and P. G. Jespers, Eds., Nordhoff, Leyden (1977) p. 837.
5. R. W. Dutton and D. A. Antoniadis, Process and Device Modelling for Integrated Circuit Design, F. van de Wiele, W. L. Engl and P. G. Jespers, Eds., Nordhoff, Leyden (1977).