Author:
Hellings Geert,De Meyer Kristin
Reference32 articles.
1. F. Bellenger, M. Houssa, A. Delabie, V. Afanasiev, T. Conard, M. Caymax, M. Meuris, K. De Meyer, M.M. Heyns, Passivation of Ge(100)/GeO2/high-κ gate stacks using thermal oxide treatments. J. Electrochem. Soc. 155(2), G33–G38 (2008)
2. D.M. Caughey, R.E. Thomas, Carrier mobilities in silicon empirically related to doping and field. Proc. IEEE 55(12), 2192–2193 (1967)
3. R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz, M. Radosavljevic, Benchmarking nanotechnology for high-performance and low-power logic transistor applications. IEEE Electron Device Lett. 4(2), 153–158 (2005)
4. C.-O. Chui, H. Kim, D. Chi, B.B. Triplett, P.C. McIntyre, K.C. Saraswat, A sub-400 deg°C germanium MOSFET technology with high-κ dielectric and metal gate, in International Electron Devices Meeting (2002), pp. 437–440
5. B. De Jaeger, R. Bonzom, F. Leys, J. Steenbergen, G. Winderickx, E. Van Moorhem, G. Raskin, F. Letertre, T. Billon, M. Meuris, M. Heyns, Optimisation of a thin epitaxial Si layer as a Ge passivation layer to demonstrate deep sub-micron n- and p-FETs on Ge-On-insulator substrates. Microelectron. Eng. 80, 26–29 (2005)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献