Author:
Zeinali Behzad,Moradi Farshad
Publisher
Springer International Publishing
Reference80 articles.
1. Chau R, Doyle B, Datta S, Kavalieros J, Zhang K (2007) Integrated nanoelectronics for the future. Nature Mater 6(11):810–812
2. Roy K, Mukhopadhyay S, Mahmoodi-Meimand H (2003) Leakage current mechanisms and leakage reduction techniques in deep submicrometer CMOS circuits. Proc IEEE 91(2):305–327
3. Pal A (2014) Low-Power VLSI circuits and systems. Springer, New Delhi
4. Chen YH, Chan WM, Wu WC, Liao HJ, Pan KH, Liaw JJ, Chung TH, Li Q, Lin CY, Chiang MC, Wu SY, Chang J (2015) A 16 nm 128 Mb SRAM in high-k metal-gate finfet technology with write-assist circuitry for low-VMIN applications. IEEE J Solid-State Circuits 50(1):170–177
5. Raychowdhury A, Geuskens B, Kulkarni J, Tschanz J, Bowman K, Karnik T, Lu SL, De V, Khellah MM (2010) PVT-and-aging adaptive word-line boosting for 8T SRAM power reduction. In: IEEE ISSCC Digest of Technical Papers, pp 352–353
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献