Author:
Chatterjee Debapriya,Bertacco Valeria
Publisher
Springer International Publishing
Reference17 articles.
1. M. Abramovici, P. Bradley, K. Dwarakanath, P. Levin, G. Memmi, D. Miller, A reconfigurable design-for-debug infrastructure for SoCs, in Proceedings of the DAC (ACM, New York, 2006), pp. 7–12
2. Altera Verification Tool: SignalTap II Embedded Logic Analyzer (2006),
http://www.altera.com/products/software/products/quartus2/verification/signaltap2/sig-index.html
3. ARM limited: Embedded Trace Macrocells (2007),
http://www.arm.com/products/solutions/ETM.html
4. K. Basu, P. Mishra, Efficient trace signal selection for post silicon validation and debug, in Proceedings of the VLSI design (2011), pp. 352–357
5. K. Basu, P. Mishra, Rats: Restoration-aware trace signal selection for post-silicon validation. IEEE Trans. VLSI Syst. 21(4), 605–613 (2013)