1. Berrou, C., Glavieux, A., Thitimasjhima, P.: Near Shannon limit error-correcting coding and decoding: turbo codes, ICC Geneva, (1993)
2. Prescher, G., Gemmeke, T., Noll, T.: A parameterizable low-power high-throughput turbo decoder. In proceedings Of ICASSP vol. 05, pp. 25–28 Pennsylvania (2005)
3. Gnaëdig, D., Boutillon, E., Jezequel, M., Gaudet, V., Gulak, G.: “On multiple slice turbo code” The 3rd International Symposium on Turbo Codes and Related Topics, pp.343–346 Brest, France (2003)
4. Keutzer, K., Malik, S., Newton, A.R.: “From ASIC to ASIP- next design discontinuity”. In: IEEE International Conference on Computer Design: VLSI in computers and processors, pp. 84–90, IEEE Computer Society, Washington (2002)
5. Vogt,T., Wehn, N.: “A reconfigurable application specific instruction set processor for viterbi and Log-MAP decoding”. In: IEEE Workshop on Signal Processing Systems Design and Implementation, SIPS ‘06 pp. 142–147, Banff, Canada (2006)