Author:
Wang Ran,Chakrabarty Krishnendu
Publisher
Springer International Publishing
Reference42 articles.
1. K.L. Tai, System-in-package (SIP): challenges and opportunities, in Proceedings of the ASPDAC, 2000, pp. 191–196
2. R.H. Bruce, W.P. Meuli, J. Ho, Multi Chip Modules, in Proceedings of the DAC, 1989, pp. 389–393
3. K.C. Saraswat, F. Mohammadi, Effect of interconnection scaling on time delay of VLSI circuits. IEEE Trans. Electron Devices ED-29, 645–650 (1982)
4. M.T. Bohr, Interconnect scaling-The real limiter to high performance ULSI, in IEEE IEDM Technical Digest, pp. 241–244, 1995
5. K. Banerjee, S.J. Souri, P. Kapur, K.C. Saraswat, 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89(5), 602–633 (2001)