1. Salauyou, V.V., Klimowicz, A.S.: Logic Design of Digital Systems on Programmable Logic Devices. Hot Line – Telecom, Moscow (2008). (in Russian)
2. Miyazaki, N., Nakada, H., Tsutsui, A., Yamada, K., Ohta, N.: Performance improvement technique for synchronous circuits realized as LUT-based FPGA’s. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 3, 455–459 (1995)
3. Jozwiak, L., Slusarczyk, A., Chojnacki, A.: Fast and compact sequential circuits through the information-driven circuit synthesis. In: Euromicro Symposium on Digital Systems Design, pp. 46–53. IEEE Press, Warsaw (2001)
4. Huang, S.-Y.: On speeding up extended finite state machines using catalyst circuitry. In: Asia and South Pacific Design Automation Conference (ASAP-DAC), Yokohama, pp. 583–588, January 2001
5. Kuusilinna, K., Lahtinen, V., Hamalainen, T., Saarinen, J.: Finite state machine encoding for VHDL synthesis. IEEE Proc. Comput. Digit. Tech. 1, 23–30 (2001)