1. Lin M-S, Lei M-T, Lin C-J (2011) Structure and manufacturing method of a chip scale package with low fabrication cost, fine pitch and high reliability solder bump. Google Patents
2. Wen-Hsiung L, Cheng M-D, Lin C-W, Yi-Wen W, Lin H-J, Liu C-S, et al (2014) Forming wafer-level chip scale package structures with reduced number of seed layers. Google Patents
3. Yamada T, Fukui M, Terada K, Harazono M, Reynolds C, Audet J, et al (2013) Development of a low CTE chip scale package. In: 2013 I.E. 63rd electronic components and technology conference (ECTC), pp 944–948
4. Tu K, Hsiao H-Y, Chen C (2013) Transition from flip chip solder joint to 3D IC microbump: its effect on microstructure anisotropy. Microelectron Reliab 53:2–6
5. Garrou P, Bower C, Ramm P (2011) Handbook of 3d integration: technology and applications of 3D integrated circuits, vol 1. Wiley, Hoboken