1. H.-C. Chow, I.-C. Wey, A 3.3V 1 GHz high speed pipelined booth multiplier, in Processing of the 2002 IEEE International Symposium Circuits and Systems (ISCAS), vol. 1, Arizona, USA, May 2002, pp. 457–460
2. H. Edamatsu, T. Taniguchi, T. Nishiyama, S. Kuninobu, A 33 MFLOPS floating point processor using redundant binary representation, in 1988 IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, San Francisco, USA, Feb 1988, pp 152–153, 342–343
3. M. Tonomura, High-speed digital circuit of discrete cosine transform. IEICE Trans. Fundam. E78-A(8), 1342–1350 (1995)
4. Z. Yu, M.L. Yu, K. Azader, A.N. Willson Jr, A low power adaptive filter using dynamic reduced 2’s-complement representation, in Proceedings of the 2002 IEEE Custom Integrated Circuit Conference (CICC), Orlando, FL, USA, May 2002, pp. 141–144
5. N. Itoh, Y. Naemura, H. Makino, Y. Nakase, T. Yoshihara, Y. Horiba, A 600-MHz 54 × 54-bit multiplier with rectangular-styled Wallace tree. IEEE J. Solid-State Circuits 36(2), 249–257 (2001)