Author:
Yu Qi,Huang Libo,Qian Cheng,Ma Jianqiao,Wang Zhiying
Publisher
Springer International Publishing
Reference13 articles.
1. Agarwal, A., Royn, K., Vijaykumar, T.N.: Exploring high bandwidth pipelined cache architecture for scaled technology. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE 2003), pp. 778–783. IEEE Computer Society Press, Los Alamitos (2003)
2. Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., et al.: The gem5 simulator. ACM SIGARCH Comput. Architect. News 39(2), 1–7 (2011)
3. Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 4th edn. Morgan Kaufmann Publishers Inc., San Francisco (2006)
4. Kroft, D.: Lockup-free instruction fetch/prefetch cache organization. In: Proceedings of the 8th Annual Symposium on Computer Architecture (ISCA 1981), pp. 81–87. IEEE Computer Society Press, Los Alamitos (1981)
5. Liu, Y.H., Sun, X.H.: LPM: concurrency-driven layered performance matching. In: Proceedings of the 44th International Conference on Parallel Processing (ICPP 2015), pp. 879–888 (2015)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献