1. Agarwal A, Royn K, Vijaykumar TN (2003) Exploring high bandwidth pipelined cache architecture for scaled technology. In: Proceedings of design, automation and test in Europe conference and exhibition, DATE’03, pp 778–783. IEEE Computer Society Press, Los Alamitos, CA, USA
2. Binkert N, Beckmann B, Black G, Reinhardt S K (2011) e.a.: the gem5 simulator. ACM SIGARCH Comput Archit News 39(2):1–7
3. Hennessy JL, Patterson DA (2006) Computer architecture, fourth edition: a quantitative approach. Morgan Kaufmann Publishers Inc., San Francisco
4. Kroft D (1981) Lockup-free instruction fetch/prefetch cache organization. In: Proceedings of the 8th annual symposium on computer architecture, ISCA’81, pp 81–87. IEEE Computer Society Press, Los Alamitos, CA, USA
5. Liu Y, Sun X (2015) Reevaluating data stall time with the consideration of data access concurrency. J Comput Sci Technol 30(2):227–245