Reduced Complexity Many-Core: Timing Predictability Due to Message-Passing-Reference-Cited by-同舟云学术

Reduced Complexity Many-Core: Timing Predictability Due to Message-Passing

Published:2017 Issue: Volume: Page:139-151
ISSN:0302-9743
Container-title:Architecture of Computing Systems - ARCS 2017
language:
Short-container-title:

Author:

Mische Jörg,Frieb Martin,Stegmeier Alexander,Ungerer Theo

Publisher

Springer International Publishing

Link

http://link.springer.com/content/pdf/10.1007/978-3-319-54999-6_11

Reference27 articles.

1. Bailey, D.H., et al.: The NAS parallel benchmarks. Int. J. High Perform. Comput. Appl. 5(3), 63–73 (1991)

2. Lecture Notes in Computer Science;C Ballabriga,2010

3. Bell, S., et al.: Tile64-processor: a 64-core soc with mesh interconnect. In: International Solid-State Circuits Conference (ISSCC), pp. 88–598 (2008)

4. Berg, C., Engblom, J., Wilhelm, R.: Requirements for and design of a processor with predictable timing. In: Perspectives Workshop: Design of Systems with Predictable Behaviour. No. 03471 in Dagstuhl Seminar Proceedings (2004)

5. d’Ausbourg, B., Boyer, M., Noulard, E., Pagetti, C.: Deterministic execution on many-core platforms: application to the SCC. In: Many-core Applications Research Community Symposium (MARC), December 2011

Cited by 10 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Exploration of Network Interface Architectures for a Real-Time Network-on-Chip;2024 IEEE 27th International Symposium on Real-Time Distributed Computing (ISORC);2024-05-22

2. Open-Source Research on Time-predictable Computer Architecture;2022 25th Euromicro Conference on Digital System Design (DSD);2022-08

3. PIMP My Many-Core: Pipeline-Integrated Message Passing;International Journal of Parallel Programming;2020-11-06

4. Multicore Models of Communication for Cyber-Physical Systems;Cyber Physical Systems. Model-Based Design;2020

5. Time-predictable distributed shared on-chip memory;Microprocessors and Microsystems;2019-11