1. Bailey, D.H., et al.: The NAS parallel benchmarks. Int. J. High Perform. Comput. Appl. 5(3), 63–73 (1991)
2. Bell, S., et al.: Tile64-processor: a 64-core soc with mesh interconnect. In: International Solid-State Circuits Conference (ISSC), pp. 588–598 (2008)
3. de Dinechin, B.D., de Massas, P.G., Lager, G., Léger, C., Orgogozo, B., Reybert, J., Strudel, T.: A distributed run-time environment for the Kalray MPPA-256 integrated manycore processor. Procedia Comput. Sci. 18, 1654–1663 (2013)
4. Duller, A., Towner, D., Panesar, G., Gray, A., Robbins, W.: Picoarray technology: the tool’s story. In: Design, Automation and Test in Europe (DATE), pp. 106–111 (2005)
5. Frieb, M.: Hardware Extensions for a Timing-Predictable Many-Core Processor. Ph.D. thesis, Department of Computer Science, University of Augsburg (2019)