Author:
Abera Solomon,Balakrishnan M.,Kumar Anshul
Publisher
Springer International Publishing
Reference16 articles.
1. Chandra, D., Guo, F., Kim, S. and Solihin, Y.: Predicting inter-thread cache contention on a chip multi-processor architecture. In: HPCA (2005)
2. Zhuravlev, S., Blagodurov, S., Fedorova, A.: Addressing shared resource contention in multicore processors via scheduling. In: ASPLOS (2010)
3. Feliu, J. Petit, S., Sahuquillo, J., Duato, J.: Cache-hierarchy contention aware scheduling in CMPS. In: TPDS (2013)
4. Zhang, X., Dwarkadas, S., Folkmanis, G., Shen, K.: Processor hardware counter statistics as a first-class system resource. In: HotOS (2007)
5. Calandrino, J.M., Anderson, J.H.: Cache-aware real-time scheduling on multicore platforms: heuristics and a case study. In: ECRTS (2008)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Performance-Energy Trade-off in Modern CMPs;ACM Transactions on Architecture and Code Optimization;2021-01-21
2. Performance-Energy Trade-off in CMPs with Per-Core DVFS;Lecture Notes in Computer Science;2018