1. M. Abdelfattah, A. Hagiescu, D. Singh, Gzip on a chip: high performance lossless data compression on FPGAs using OpenCL, in Proceedings of the International Workshop on OpenCL (IWOCL), May 2014, pp. 4:1–4:9
2. S. Aditya, V. Kathail, Algorithmic Synthesis Using PICO: An Integrated Framework for Application Engine Synthesis and Verification from High Level C Algorithms, Chap. 4, pp. 53–74; in Coussy, Morawiec [CM08], 1st edn. (2008)
3. M. Adler, K. Fleming, A. Parashar, M. Pellauer, J. Emer, LEAP scratchpads: automatic memory and cache management for reconfigurable logic, in Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA), February 2011 (ACM, New York, 2011), pp. 25–28
4. A. Agne, M. Platzner, E. Lübbers, Memory virtualization for multithreaded reconfigurable hardware, in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL), September 2011 (IEEE Computer Society, Los Alamitos, 2011), pp. 185–188
5. A. Agne, M. Happe, A. Lösch, C. Plessl, M. Platzner, Self-awareness as a model for designing and operating heterogeneous multicores. ACM Trans. Reconfigurable Technol. Syst. 7(2), 13:1–13:18 (2014)