Author:
Pangracious Vinod,Marrakchi Zied,Mehrez Habib
Publisher
Springer International Publishing
Reference35 articles.
1. E.M. Sentovich, K.J. Singh, L. Lavango, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. Stephan, R.K. Brayton, A. Sangiovanni-Vincentelli, SIS: A System for Sequential Circuit Synthesis, Technical Report No. UCB/ERL, M92/41. (University of California Berkeley, 1992)
2. J. Cong, Y. Ding, FlowMap: An optimal technology mapping algorithm for delay optimization in look-up-table based fpga designs. IEEE Trans. Comput. Aided Des, 1–12 (1994)
3. J. Cong, Y. Ding, On area/depth trade-off in LUT-based FPGA technology mapping. IEEE Trans. VLSI Syst. 2(2), 137–148 (1994)
4. J. Cong, Y. Hwang, Simultaneous depth and area minimization in LUT-based FPGA mapping, in ACM/SIGDA International Symposim on FPGAs, pp. 68–74 (1995)
5. J. Cong, Y. Ding, Structural gate decomposition for depth-optimal technology in LUT-based FPGA designs. ACM Trans. Des. Autom. Electr. Syst. 5(3) (2000)