Author:
Kadry Wisam,Koyfman Anatoly,Krestyashyn Dmitry,Landa Shimon,Nahir Amir,Sokhin Vitali
Publisher
Springer International Publishing
Reference31 articles.
1. Abramovici, M., Bradley, P., Dwarakanath, K.N., Levin, P., Memmi, G., Miller, D.: A reconfigurable design-for-debug infrastructure for SoCs. In: DAC, pp. 7–12 (2006)
2. Adir, A., Almog, E., Fournier, L., Marcus, E., Rimon, M., Vinov, M., Ziv, A.: Genesys-pro: Innovations in test program generation for functional processor verification. IEEE Design & Test of Computers 21(2), 84–93 (2004)
3. Adir, A., Copty, S., Landa, S., Nahir, A., Shurek, G., Ziv, A., Meissner, C., Schumann, J.: A unified methodology for pre-silicon verification and post-silicon validation. In: DATE, pp. 1590–1595 (2011)
4. Adir, A., Emek, R., Katz, Y., Koyfman, A.: Deeptrans - a model-based approach to functional verification of address translation mechanisms. In: MTV, pp. 3–6 (2003)
5. Adir, A., Golubev, M., Landa, S., Nahir, A., Shurek, G., Sokhin, V., Ziv, A.: Threadmill: a post-silicon exerciser for multi-threaded processors. In: DAC, pp. 860–865 (2011)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献