Abstract
AbstractThe evergrowing Internet of Things (IoT) ecosystem continues to impose new requirements and constraints on every device. At the edge, low-end devices are getting pressured by increasing workloads and stricter timing deadlines while simultaneously are desired to minimize their power consumption, form factor, and memory footprint. Field-Programmable Gate Arrays (FPGAs) emerge as a possible solution for the increasing demands of the IoT. Reconfigurable IoT platforms enable the offloading of software tasks to hardware, enhancing their performance and determinism. This paper presents ChamelIoT, an agnostic hardware operating systems (OSes) framework for reconfigurable IoT devices. The framework provides hardware acceleration for kernel services of different IoT OSes by leveraging the RISC-V open-source instruction set architecture (ISA). The ChamelIoT hardware accelerator can be deployed in a tightly- or loosely-coupled approach and implements the following kernel services: thread management, scheduling, synchronization mechanisms, and inter-process communication (IPC). ChamelIoT allows developers to run unmodified applications of three well-established OSes, RIOT, Zephyr, and FreeRTOS. The experiments conducted on both coupling approaches consisted of microbenchmarks to measure the API latency, the Thread Metric benchmark suite to evaluated the system performance, and tests to the FPGA resource consumption. The results show that the latency can be reduced up to 92.65% and 89.14% for the tightly- and loosely-coupled approaches, respectively, the jitter removed, and the execution performance increased by 199.49% and 184.85% for both approaches.
Funder
ALGORITMI Research Centre/LASI
Fundação para a Ciência e Tecnologia
Universidade do Minho
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Control and Optimization,Computer Networks and Communications,Computer Science Applications,Modeling and Simulation,Control and Systems Engineering
Reference51 articles.
1. Agron J, Peck W, Anderson E, Andrews D, Komp E, Sass R, Baijot F, Stevens J (2006) Run-time services for hybrid CPU/FPGA systems on chip. In: 2006 27th IEEE international real-time systems symposium (RTSS’06). pp 3–12
2. Alexandrescu A, Botezatu N, Lupu R (2022) Monitoring and processing of physiological and domotics parameters in an Internet of Things (IoT) assistive living environment. In: 2022 26th international conference on system theory, control and computing (ICSTCC). pp 362–367
3. Allied Market Research (2023) Row-end FPGA market by technology (EEPROM, antifuse, SRAM, flash, others), by node size (less than 28 nm, 28–90 nm, more than 90 nm), by application (telecommunication, automotive, industrial, consumer electronics, data center, medical, aerospace and defense, others): global opportunity analysis and industry forecast
4. ARM (2013) AMBA AXI and ACE protocol specification. Version E
5. Asanovic K, Patterson DA (2014) Instruction sets should be free: the case for RISC-V. Technical report, EECS Department, University of California, Berkeley
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献