1. Abella, J., González, A.: Power-Aware Adaptive Instruction Queue and Rename Buffers. Technical Report UPC-DAC-2002-31, http://www.ac.upc.es
2. Bahar, R.I., Manne, S.: Power and Energy Reduction Via Pipelining Balancing. In: ISCA 2001 (2001)
3. Bai, Y., Bahar, R.I.: A Dynamically Reconfigurable Mixed In-Order/Out-of-Order Issue Queue for Power-Aware Microprocessors. In: VLSI 2003 (2003)
4. Brooks, D., Tiwari, V., Martonosi, M.: Wattch: a Framework for Architectural-Level Power Analysis and Optimizations. In: ISCA 2000 (2000)
5. Burger, D., Austin, T.: The SimpleScalar Tool Set, Version 3.0. Technical report, Computer Sciences Department, University of Wisconsin-Madison (1999)