Author:
Torres Enrique F.,Ibañez Pablo,Viñals Victor,Llabería Jose Maria
Publisher
Springer Berlin Heidelberg
Reference23 articles.
1. Agarwal, V., et al.: Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures. In: Proc. of 27th ISCA, pp. 248–259 (2000)
2. Borch, E., Tune, E., Manne, S., Emer, J.: Loose Loops Sink Chips. In: Proc. of 8th HPCA, pp. 299–310 (2002)
3. Burger, D.C., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. UW Madison Computer Science Technical Report #1342 (1997)
4. Case, B.: Intel Reveals Pentium Implementation Details. MPR 7(4), 1–9 (1993)
5. Cho, S., Yew, P., Lee, G.: A High-Bandwidth Memory Pipeline for Wide Issue Processors. IEEE Trans. on Computers 50(7), 709–723 (2001)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献