1. Suh, C.W., Kim, K.S.: High-speed HEC algorithm for ATM. In: 1st International Conference on Information, Communications and Signal Processing (1997)
2. Comtel Systems, Implementing ATM Header Error Control. A Practical Approach (1995), White paper,
http://www.cmtl.com/pdf/hec_design.pdf
3. Toal, C., Sezer, S.: A 32-BitSoPC Implementation of a P5. In: International Symposium on Computers and Communications 2003 (2003)
4. Griffith, G.E., Arslan, T., Erdogan, A.T.: Asynchronous Transfer Mode Cell Delineator Implementations. In: SoC 2003 (2003)
5. Ng, L.S., Dewar, B.: Parallel realization of the ATM cell header CRC. Computer Communications (1996)