Author:
McCulloch Sean T.,Cohoon James P.
Publisher
Springer Berlin Heidelberg
Reference9 articles.
1. Alexander, M., Cohoon, J.P., Ganley, J.L., Robins, G.: Placement and Routing for High-Performance FPGA layout. In: VLSI Design: International Journal of Custom-Chip Design, Simulation, and Testing, January 1998, pp. 97–110 (1998)
2. Betz, V., Rose, J.: VPR: a new packing placement and routing tool for FPGA research. In: International Workshop on Field Programmable Logic and Application (1997)
3. Brown, S.D., Rose, J.S., Vranesic, Z.G.: A detailed router for field programmable gate arrays. In: International Conference on Computer-Aided Design, pp. 382–385 (1990)
4. Chan, P.K., Schlag, M.D.F.: New parallelization and convergence results for NC: a negotiation-based FPGA route. In: International Symposium on Field Programmable Gate Arrays, pp. 165–174 (2000)
5. Gagliano, R.A., Fraser, M.D., Schaefer, M.E.: Auction allocation of computing resources. Communications of the ACM, J88–J102 (June 1995)