Author:
Kundu Sudipta,Lerner Sorin,Gupta Rajesh
Publisher
Springer Berlin Heidelberg
Reference23 articles.
1. Ashar, P., Bhattacharya, S., Raghunathan, A., Mukaiyama, A.: Verification of RTL generated from scheduled behavior in a high-level synthesis flow. In: ICCAD, pp. 517–524 (1998)
2. Benton, N.: Simple relational correctness proofs for static analyses and program transformations. In: POPL 2004 (January 2004)
3. Lecture Notes in Computer Science;D. Bustan,2000
4. Chandy, K.M.: Parallel program design: a foundation. Addison-Wesley Longman Publishing Co. Inc., Boston, MA, USA (1988)
5. Detlefs, D., Nelson, G., Saxe, J.B.: Simplify: A theorem prover for program checking. Journal of Association Computing Machinery 52(3), 365–473 (2005)
Cited by
24 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. CAD for High-Level Synthesis;CAD for Hardware Security;2023
2. Secure by construction;Proceedings of the 59th ACM/IEEE Design Automation Conference;2022-07-10
3. Translation validation of coloured Petri net models of programs on integers;Acta Informatica;2022-04-06
4. PNPEq: Verification of Scheduled Conditional Behavior in Embedded Software using Petri Nets;2021 28th Asia-Pacific Software Engineering Conference (APSEC);2021-12
5. Formal verification of high-level synthesis;Proceedings of the ACM on Programming Languages;2021-10-20