1. Nicholas V. Giamblanco and Jason H. Anderson. 2019 . ASAP: Automatic Sizing and Partitioning for Dynamic Memory Heaps in High-Level Synthesis. In 2019 International Conference on Field-Programmable Technology (ICFPT). 275--278 . Nicholas V. Giamblanco and Jason H. Anderson. 2019. ASAP: Automatic Sizing and Partitioning for Dynamic Memory Heaps in High-Level Synthesis. In 2019 International Conference on Field-Programmable Technology (ICFPT). 275--278.
2. Rajesh Gupta and Forrest Brewer . 2008. High-Level Synthesis: A Retrospective . Springer Netherlands , Dordrecht , 13--28. Rajesh Gupta and Forrest Brewer. 2008. High-Level Synthesis: A Retrospective. Springer Netherlands, Dordrecht, 13--28.
3. Jiang et al. 2018. High-level synthesis with timing-sensitive information flow enforcement. In 2018 IEEE/ACM ICCAD. IEEE 1--8. Jiang et al. 2018. High-level synthesis with timing-sensitive information flow enforcement. In 2018 IEEE/ACM ICCAD. IEEE 1--8.
4. Jagpreet Kaur et al. 2021 . Advanced Encryption Standard: Attacks and Current Research Trends. In 2021 International Conference on Advance Computing and Innovative Technologies in Engineering (ICACITE). 112--116 . Jagpreet Kaur et al. 2021. Advanced Encryption Standard: Attacks and Current Research Trends. In 2021 International Conference on Advance Computing and Innovative Technologies in Engineering (ICACITE). 112--116.
5. Brucek Khailany et al. 2018. A modular digital VLSI flow for high-productivity SoC design . In 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC). Brucek Khailany et al. 2018. A modular digital VLSI flow for high-productivity SoC design. In 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).