Recognizing Speed Limit Sign Numbers by Evolvable Hardware-Reference-Cited by-同舟云学术

Recognizing Speed Limit Sign Numbers by Evolvable Hardware

Published:2004 Issue: Volume: Page:682-691
ISSN:0302-9743
Container-title:Lecture Notes in Computer Science
language:
Short-container-title:

Author:

Torresen Jim,Bakke Jorgen W.,Sekanina Lukas

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/978-3-540-30217-9_69.pdf

Reference10 articles.

1. Goldberg, D.: Genetic Algorithms in search, optimization, and machine learning. Addision–Wesley, Reading (1989)

2. Lecture Notes in Artificial Intelligence;W.-P. Lee,1998

3. Sekanina, L., Torresen, J.: Detection of Norwegian speed limit signs. In: Proc. of the 16th European Simulation Multiconference (ESM 2002), SCS Europe, June 2002, pp. 337–340 (2002)

4. Thomas, R.: Less is more [intelligent speed adaptation for road vehicles]. IEE Review 49(5), 40–43 (2003)

5. Lecture Notes in Computer Science;J. Torresen,1998

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Evolution of efficient real-time non-linear image filters for FPGAs;Soft Computing;2013-04-03

2. Circuit Design Optimization Using Genetic Algorithm with Parameterized Uniform Crossover;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2010

3. Online Evolvable Pattern Recognition Hardware;Evolutionary Image Analysis and Signal Processing;2009

4. FPGA Implementation of Evolvable Characters Recognizer with Self-adaptive Mutation Rates;Adaptive and Natural Computing Algorithms

5. Improving Flexibility in On-Line Evolvable Systems by Reconfigurable Computing;Evolvable Systems: From Biology to Hardware