Evaluation of ASIPs Design with LISATek-Reference-Cited by-同舟云学术

Evaluation of ASIPs Design with LISATek

Published: Issue: Volume: Page:177-186
ISSN:0302-9743
Container-title:Lecture Notes in Computer Science
language:
Short-container-title:

Author:

Muhammad Rashid,Apvrille Ludovic,Pacalet Renaud

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/978-3-540-70550-5_20.pdf

Reference18 articles.

1. Ienne, P., Leupers, R.: Customizable Embedded Processors: Design Technologies and Applications (Systems on Silicon). Morgan Kaufmann Publishers, San Francisco (2006)

2. Chattopadhyay, A., Ahmed, W., Karuri, K., Kammler, D., Leupers, R., Ascheid, G., Meyr, H.: Design space exploration of partially re-configurable embedded processors. In: Design, Automation & Test in Europe Conference & Exhibition, pp. 1–6 (2007)

3. CoWare. LISATek Creation Manual, product version v2005. 2.1 edn. (February 2006)

4. CoWare. LISATek Methodology Guidelines for the Processor Generator, product version v2005. 2.1 edn. (February 2006)

5. CoWare. LISATek Processor Designer Manual, product version v2005. 2.1 edn. (February 2006)

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. ASIP for 5G and Beyond: Opportunities and Vision;IEEE Transactions on Circuits and Systems II: Express Briefs;2021-03

2. A high performance processor architecture for multimedia applications;Computers & Electrical Engineering;2018-02

3. Soft Core Processor Generated Based on the Machine Code of the Application;Journal of Circuits, Systems and Computers;2016-02-02

4. System-level synthesis of multi-ASIP platforms using an uncertainty model;Integration, the VLSI Journal;2015-09

5. A new merit function for custom instruction selection under an area budget constraint;Design Automation for Embedded Systems;2013-03