Publisher
Springer Berlin Heidelberg
Reference24 articles.
1. Soudris, D., Piguet, C., Goutis, C. (eds.): Designing CMOS Circuits for Low Power. Kluwer Academic Publishers, Dordrecht (2002)
2. Callaway, T., Swartzlander, E.: The Power Consumption of CMOS Adders and Multipliers. In: Chandrakasan, A., Brodersen, R. (eds.) Low power CMOS Design, IEEE Press, Los Alamitos (1998)
3. Bisdounis, L., Gouvetas, D., Koufopavlou, O.: Circuit Techniques for Reducing Power Consumption in Adders and Multipliers. In: [1]
4. Fried, R.: Minimizing Energy Dissipation in High-Speed Multipliers. In: International Symposium on Low Power Electronics and Design (1997)
5. Booth, A.D.: A Signed Binary Multiplication Technique. Quarterly J. Mech. Appl. Math. 4(part 2), 236–240 (1951)