Author:
Fu Jingjing,Luo Zuying,Hong Xianlong,Cai Yici,Tan Sheldon X. -D.,Pan Zhu
Publisher
Springer Berlin Heidelberg
Reference18 articles.
1. Chen, H.H., Ling, D.D.: Power supply noise analysis methodology for deep-submicron VLSI chip design. In: Proc. 34th ACM/IEEE Design Automation Conf., pp. 638–643 (1997)
2. Bai, G., Bobba, S., Hajj, I.N.: Simulation and optimization of the power distribution network in VLSI circuits. In: Proc. IEEE/ACM International Conf. on Computer-Aided Design, pp. 481–486 (2000)
3. Su, H.-H., Gala, K.H., Sapatnekar, S.S.: Fast analysis and optimization of power/ground networks. In: Proc. IEEE/ACM International Conf. on Computer-Aided Design, pp. 477–482 (2000)
4. Chowdhury, S., Breuer, M.A.: Minimal area design of power/ground nets having graph topologies. IEEE Trans. on Circuits and Systems, 1441–1451 (1987)
5. Mitsuhashi, T., Kuh, E.S.: Power and Ground Network Topology Optimization for Cell Based VLSIs. In: Proc. 29th ACM/IEEE Design Automation Conference, pp. 524–529 (1992)