1. Helmstetter, C., Maraninchi, F., Maillet-Contoz, L., Moy, M.: Automatic Generation of Schedulings for Improving the Test Coverage of Systems-on-a-Chip. In: FMCAD, Nov. 2006, Springer, Heidelberg (2006)
2. Ghenassia, F.: Transaction-Level Modeling with SystemC. TLM Concepts and Applications for Embedded Systems. Springer, Heidelberg (2005)
3. Rose, J., Swan, S.: SCV Randomization (2003), http://www.testbuilder.net/reports/scv_randomization.pdf
4. Kuhn, T., Oppold, T., Winterholer, M., Rosenstiel, W., Edwards, M., Kashai, Y.: A framework for object oriented hardware specification, verification, and synthesis. In: DAC ’01: Proceedings of the 38th conference on Design automation, Las Vegas, Nevada, United States, pp. 413–418. ACM Press, New York (2001), doi:10.1145/378239.378537
5. Flanagan, C., Godefroid, P.: Dynamic partial-order reduction for model checking software. In: Symposium on Principles of programming languages (POPL), Long Beach, California, USA, pp. 110–121. ACM Press, New York (2005), doi:10.1145/1040305.1040315