Publisher
Springer Berlin Heidelberg
Reference8 articles.
1. Lecture Notes in Computer Science;C. Ferdinand,2001
2. Harmon, M.G., Baker, T.P., Whalley, D.B.: A Retargetable Technique for Predicting Execution Time of Code Segments. Real-Time Systems 7, 159–182 (1994)
3. Heckmann, R., Langenbach, M., Thesing, S., Wilhelm, R.: The influence of processor architecture an the design and the results of WCET tools. IEEE Proceedings on Real-Time Systems 91(7), 1038–1054 (2003)
4. Li, Y.-T.S., Malik, S., Wolfe, A.: Performance estimation of embedded software with instruction cache modeling. Design Automation of Electronic Systems 4(3), 257–279 (1999)
5. Lundqvist, T., Stenström, P.: Timing anomalies in dynamically scheduled microprocessors. In: Proceedings of the 20th IEEE Real-Time Systems Symposium (RTSS 1999), December 1999, pp. 12–21 (1999)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献