Author:
Asavoae Mihail,Haur Imane,Jan Mathieu,Ben Hedia Belgacem,Schoeberl Martin
Publisher
Springer International Publishing
Reference43 articles.
1. Armstrong, A., et al.: ISA semantics for ARMv8-a, RISC-V, and CHERI-MIPS. PACMPL 3(POPL), 71:1–71:31 (2019)
2. Asavoae, M.: K semantics for assembly languages: a case study. Electr. Notes Theor. Comput. Sci. 304, 111–125 (2014)
3. Asavoae, M., Hedia, B.B., Jan, M.: Formal executable models for automatic detection of timing anomalies. In: 18th International Workshop on Worst-Case Execution Time Analysis, WCET 2018, pp. 2:1–2:13 (2018)
4. Bachrach, J., et al.: Chisel: constructing hardware in a Scala embedded language. In: Proceedings of the 49th Annual Design Automation Conference, DAC 2012, pp. 1216–1225. ACM (2012)
5. Beatty, D.L., Bryant, R.E.: Formally verifying a microprocessor using a simulation methodology. In: Proceedings of the 31st Conference on Design Automation, pp. 596–602 (1994)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A proof system of the CaIT calculus;Frontiers of Computer Science;2023-09-11
2. A process calculus SMrCaIT for IoT;Journal of Software: Evolution and Process;2023-07-19
3. Deriving Pipeline Models for Timing Analysis from High-Level HDL Processor Designs;2022 20th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE);2022-10-13