Author:
Kazempour Vahid,Fedorova Alexandra,Alagheband Pouya
Publisher
Springer Berlin Heidelberg
Reference14 articles.
1. SPEC CPU, web site (2000),
http://www.spec.org
2. Becchi, M., Crowley, P.: Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures. In: Proceedings of the Conference on Computing Frontiers (2006)
3. Constantinou, T., Sazeides, Y., Michaud, P., Fetis, D., Seznec, A.: Performance Implications of Single Thread Migration on a Chip MultiCore. In: Proceedings of the Workshop on Design, Architecture and Simulation of Chip Multi-Processors (2005)
4. Coskun, A., Rosing, T.: Temperature aware task scheduling in MPSoCs. In: Proceedings of the DATE (2007)
5. Doucette, D., Fedorova, A.: Base Vectors: A Potential Technique for Microarchitectural Classification of Applications. In: Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), in conjunction with ISCA-34 (2007)
Cited by
13 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A high-level simulator for Network-on-Chip;Integrated Computer-Aided Engineering;2024-07-25
2. Research on Cache Coherence Protocol Verification Method Based on Model Checking;Electronics;2023-08-11
3. PinIt: Influencing OS Scheduling via Compiler-Induced Affinities;Proceedings of the 24th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems;2023-06-13
4. Hierarchical multicore thread mapping via estimation of remote communication;The Journal of Supercomputing;2017-10-31
5. Amdahl’s law for multithreaded multicore processors;Journal of Parallel and Distributed Computing;2014-10