High-Speed True Random Number Generation with Logic Gates Only-Reference-Cited by-同舟云学术

High-Speed True Random Number Generation with Logic Gates Only

Published: Issue: Volume: Page:45-62
ISSN:0302-9743
Container-title:Cryptographic Hardware and Embedded Systems - CHES 2007
language:
Short-container-title:

Author:

Dichtl Markus,Golić Jovan Dj.

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/978-3-540-74735-2_4.pdf

Reference16 articles.

1. Lecture Notes in Computer Science;H. Bock,2004

2. Lecture Notes in Computer Science;M. Bucci,2005

3. Coppock, W.R., Philbrook, C.R.: A mathematical and physical analysis of circuit jitter with application to cryptographic random bit generation, Worcester Polytechnic Inst., Major Qualifying Project Report (April 2005)

4. Lecture Notes in Computer Science;M. Dichtl,2003

5. Dichtl, M.: A closer look at a provably secure true random number generator, unpublished paper, submitted to and rejected from CHES 2007

Cited by 47 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. STATISTICAL PROPERTIES OF THE PSEUDORANDOM SEQUENCE GENERATION ALGORITHM;Scientific Journal of Astana IT University;2024-06-30

2. A Lightweight True Random Number Generator for Root of Trust Applications;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-09

3. True Random Number Generator Prototype Implemented in an FPGA;2023 7th International Young Engineers Forum (YEF-ECE);2023-07-07

4. Suitability of Generalized GAROs on FPGAs as PUFs or TRNGs Considering Spatial Correlations;IEEE Open Journal of the Industrial Electronics Society;2023

5. True Random Number Generator (TRNG);Hardware Security Training, Hands-on!;2023