Author:
Heffernan Mark,Wilken Kent
Publisher
Springer Science and Business Media LLC
Subject
Artificial Intelligence,Management Science and Operations Research,General Engineering,Software
Reference24 articles.
1. Berson, D., R. Gupta, and M. L. Soffa, “Resource spackling: A framework for integrating register allocation in local and global schedulers,” in Proceedings of the Conference on Parallel Architectures and Compilation Techniques, 1994.
2. Berson, D., R. Gupta, and M. L. Soffa, “Integrated instruction scheduling and register allocation techniques,” in Languages and Compilers for Parallel Computing, August 1998, pp. 247–262.
3. Chou, H.-C. and C.-P. Chung, “An optimal instruction scheduler for superscalar processor,” IEEE Transactions on Parallel and Distributed Systems, 6(3), 303–313 (1995).
4. Cormen, T., C. Leiserson, R. Rivest, and C. Stein, Introduction to Algorithms, 2nd edn., MIT Press, 2001.
5. Dorndorf, U., T. Phan, and E. Pesch, “A survey of interval capacity consistency tests for time-and resource-constrained scheduling,” in J. Weglarz (ed), Handbook on Recent Advances in Project Scheduling, Kluwer Academic Publishers, 1998.
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Fuzzing with Data Dependency Information;2022 IEEE 7th European Symposium on Security and Privacy (EuroS&P);2022-06
2. Graph transformations for register-pressure-aware instruction scheduling;Proceedings of the 31st ACM SIGPLAN International Conference on Compiler Construction;2022-03-18
3. Register-Pressure-Aware Instruction Scheduling Using Ant Colony Optimization;ACM Transactions on Architecture and Code Optimization;2022-01-31
4. Survey on Combinatorial Register Allocation and Instruction Scheduling;ACM Computing Surveys;2020-05-31
5. Optimizing occupancy and ILP on the GPU using a combinatorial approach;Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization;2020-02-21