Author:
Mohamed Abdil Rashid,Peng Zebo,Eles Petru
Publisher
Springer Science and Business Media LLC
Subject
Computational Theory and Mathematics,Computer Science Applications,Hardware and Architecture,Theoretical Computer Science,Software
Reference12 articles.
1. Chiu S S K, Papachristou C A. A built-in self-testing approach for minimizing hardware overhead. In Proc. IEEE International Conference on Computer Design: VLSI in Computers and Processors} (ICCD ?91), Cambridge, MA, U.S.A., Oct. 14?16. 1991, pp.282?285,
2. Nicolici N, Al-Hashimi B M, Brown A D, Williams A C. BIST hardware synthesis for RTL data paths based on test compatibility classes. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Nov. 2000, 19(11): 1375?1385.
3. Avra L. Allocation and assignment in high-level synthesis for self-testable data paths. In Proc. the International Test Conference, Nashville, 1991, pp.463?472.
4. Alvandpour A, Svensson C. A wire capacitance estimation technique for power consuming interconnections at high levels of abstraction. In Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS97), Louvain-la-Neuve, Belgium, 1997.
5. Hallberg J, Peng Z. Estimation and consideration of interconnection delays during high level synthesis. In Proc. the 24th Euromicro Conference, Vasteras, Sweden, Aug. 1998, Vol.1, pp.349?356.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献